**Q.P. Code:** 19EC4209

## Reg. No:

## SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR

(AUTONOMOUS)

## M.Tech I Year II Semester Regular Examinations October-2020

FPGA ARCHITECTURES & APPLICATIONS (VLSI)

TIme: 3 hours Max. Marks: 60

(Answer all Five Units  $5 \times 12 = 60$  Marks)

**UNIT-I** 

a Draw the structure of PAL and explain it.
b Discuss about speed performance and in-system programmability of lattice 6M PLST's architecture in 3000 series.

OR

2 a Compare the salient features of AMD's CPLD Mach 1 to 5.
b Draw the structure of PLA and explain it.
6M

**UNIT-II** 

**a** Write about FPGA and compare the speed performance of ACT1, ACT2, and **6M** ACT3 FPGA.

**b** Give the basic properties of petrinet Explain the traffic light controller design using **6M** Petrinet notation.

OR

**4 a** Explain the functions of different blocks in Xilinx XC4000 CLB.

**b** Explain the design flow of FPGAs.

**UNIT-III** 

**a** Discuss the problem of initial state assignment for one hot encoding and explain **6M** the procedure to design a state machine.

**b** Write about linked state machine.

OR

6 a Explain the procedure for design a state machine using one hot encoding. 6M

**b** Explain about symbolic representation of FSM architectures and how it is different from ASM.

**UNIT-IV** 

7 a Design a data path bus using one –hot method. 6M

**b** Explain about the top down design approaches of a state machine.

OR

**8** a Explain K application of one –hot method.

**b** State machine design centered around shift registers.

**UNIT-V** 

**9** a Explain the Combinational Logic circuits.

**b** Design a BCD counter using appropriate programmable logic elements or device.

OR

10 a Explain about Decade counters.

**b** Design a 4-bit parallel adder circuit.

t. **6M** 

\*\*\* END \*\*\*